If the photograph is clicked, it grows.

Princeton FG-100 -200V 5KHz Pulse Generator
JPY50,000 1 stock
gen788

Gate Pulse Magnitude: -200 V typical
Pulse Repetition Rate: 30Hz-5kHz Internal OSC
Pulse Width: Two separate gate pulse outputs, 50 Ω termination
Fixed Width Pulse: Pulse width is determined by the internal delay line
selected.
Typical: 3.5 nsec FWHM 2.5 nsec rise time, 2.6 nsec fall time
Variable Width Pulse: Pulse width is continuously adjustable with a 10-turn
potentiometer used in conjunction with a 2 position range switch.
Typical: Range 1: 18 to 400 nsec (rise time 8-9 nsec)
Range 2: 35 to 2,500 nsec
Pulse Delay Control: The time interval between the trigger pulse and the output
pulse (propagation delay) is continuously adjustable from nominally 25 nsec to
Introduction 11
above 1700 nsec. With the variable width pulse, the minimum propagation time is
approximately 30 nsec. A 10-turn potentiometer/3-range switch arrangement
provides:
Typical: Range A: 25-53 nsec Range B: 50-270 nsec Range C: 80-1700 nsec
• Pulse Jitter: Less than 1 nsec
• Repetition Rate Generator: Internal trigger pulse generator is continuously variable,
with 10-turn potentiometer, from approximately 30 Hz to 2 kHz. It produces pairs of
trigger pulses allowing precisely synchronized triggering of another device; e.g., a
laser. Two connectors are available for these pairs. The two trigger pulses are
delayed relative to one another in a variable range of 7-70 µsec. Both the pulse
amplitude and the delay can be varied according to the user’s requirements. Contact
the factory.
• Trigger Detector: The FG-100 includes a sensitive trigger detector for the detection
of low level trigger pulses from an external source. Trigger sensitivity level is
variable from approximately 0.1 to 2 V (although higher level trigger pulses can be
used). Either positive or negative trigger pulses can be used, at a rate of up to 5 kHz.
An optional optical trigger input is also available. Contact the factory for details.
• Enable-In/Inhibit-In: Two digital lines that allow the pulser to be activated or
deactivated using either TTL low or TTL high signals. The two inputs are logically
ANDed; Enable In must be at logic high (+5 V) AND Inhibit In must be at logic low
(0 V) to activate the pulser. Units are shipped with Inhibit In jumpered to ground
internally (pulser enabled), allowing pulser enable/disable to be controlled via the
TTL level applied to the Enable In BNC alone. Applying a logic high to this input
enables the pulser. A logic low disables it. The controller NOTSCAN output applied
to this input will prevent the pulser from being triggered when the array is being
scanned. Removing the internal jumper from the Inhibit input allows the pulser to be
deactivated by applying a logic high to the Inhibit In BNC connector.
• Pulse Monitor: A low level output that can be used to determine the timing
characteristics of the variable gate pulse. Note that this is not a TTL pulse and can
not be used as a trigger. Also, note that the Pulse Monitor pulse may show
considerable distortion at short pulse widths
AC 105-250V 50/60Hz 50W